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1. Introduction    
We have developed a 3D ultrasound imaging system involving computations for use in 
medical diagnostic applications [1,2]. This system enables us to observe 3D images of 
moving objects for each transmission. Therefore, we can acquire a 3D image sequence at a 
high frame rate. Fig. 1 shows a 3D image reconstructed by our 3D ultrasound imaging 
system. In the pork block, a needle is inserted as a marker.  
In the present system, a 3D image reconstruction algorithm is implemented by using the C 
language software (SW). When processing is performed by a personal computer (PC) with 
Pentium 4 2.53 [GHz] CPU and DDR512 [MB] memory, the latency for generating a 3D 
image is approximately 40 s. As apparent from the above latency value, it would be difficult 
to realize high-speed image reconstruction by employing a SW implementation approach.  
Reduction in the processing time is one of the most important issues in practical applications. 
As a solution to this issue, we have investigated the HW implementation of the algorithm. 
 
 
                                      (a) Pork block                             (b) Reconstructed 3D image 
(Image size: a cube of dimensions 70 × 70 × 70 mm) 
Fig. 1. Three-dimensional image reconstructed by our system. 
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Presently, FPGA is mainly utilized to implement algorithms in various applications such as 
radio telescopes [3], streaming computations [4], and neurocomputing [5]. The reason for 
using FPGA is that it enables us to design flexible HW at a low cost by using a 
reconfiguration function. Thus, we decided to employ the HW implementation approach 
and used FPGA as the target device.   
In this paper, we first present the 3D image reconstruction algorithm and then describe the 
processing system and HW architecture. Next, we search critical path delay in the HW and 
the modify the path to accelerate raising the maximum frequency. Finally, we evaluate the 
performance (latency required for a 3D image output) and the scale of the synthesized HW. 
2. Principle of ultrasound transmission and reception 
Ultrasound waves are simultaneously transmitted from NT (must be in powers of 2) 
transmitters and the reflected echo waveforms are detected by NR receivers from two-
dimensional (2D) transducer arrays. We use sinusoidal waves of frequency f0 modulated by 
a system of Walsh functions synchronized by a clock signal. 
The period of the clock signal Δt is equal to an integral multiple of the sine wave period 1/f0. 
The transmitting and receiving processes are repeated at a constant period. The 
transmission codes corresponding to the transmitters are changed in every transmission and 
reception cycle. At the p-th transmission and reception cycle, the transmission signal 
corresponding to the i-th (i = 0, 1, 2, ... , NT-1) transmitter at  xT j and the waveform detected 
by the j-th (j = 0, 1, 2, ... , NR-1) receiver at xRi are denoted by 
( )
( )
p
ju t  and 
( )
( )
p
ir t , 
respectively. In order to simplify the discussion, the origins (t = 0) of these functions are 
fixed at the starting positions of each transmitting pulse.  
The pulse transmitted from the i-th transmitter in the p-th cycle is given as 
                          
( ) ( )
T 1
( ) T
0
T
 ( ) 0
   0                                 t 0,  
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p i p k
i k
w f t k t t N t
u t
t N t
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⊕
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                                  0
sin(2 )             0
( )
0                         0
f t t t
f t
t , t t
π ≤ ≤ Δ⎧⎪= ⎨ < > Δ⎪⎩   (2) 
is a single sinusoidal pulse of frequency f0, wnm denotes the (n, m) component of the  
NT × NT  Hadamard matrix (to simplify the equation, the column and row numbers are 
indexed from 0 to N–1), and ⊕ denotes the dyadic sum, i.e., the modulo 2 addition for every 
corresponding bit of binary numbers. Fig. 2 shows a schematic diagram of ultrasound 
transmission and reception in which the coded wavefront generated by Walsh functions is 
employed. 
3. Principle of image reconstruction 
The equations given below represent a mathematical model that can be used for image 
reconstruction. A sequence of complex pixel values, s(p)( x ), corresponding to the position 
vector x  is given by 
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Fig. 2. Schematic drawing of the coded wavefront generated by Walsh functions. 
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where τ i and τ j denote the sound propagation delays between the position x  and the 
transducers, the symbol * indicates complex conjugate, xi and xj represent the position 
vectors of the i-th transmitter and j-th receiver, respectively, and c  is the speed of sound. 
Fig. 3 shows the concept of image reconstruction. 
The delay between positions x  and ix  is given by 
                                        ii
c
τ −= x x ,  (4) 
and is computed according to the following approximation: 
                   
2 2 2( ) ( )i ix x y y z
c
τ − + − +=   (5) 
 
2cos( )sin /(2 )i i iR r r R
c
ϕ ϕ θ− − +≈ ,  (6) 
 where    2 2 2R x y z= = + +x ,  (7) 
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Fig. 3. Concept of image reconstruction.         
 1 2 2sin ( / )x y Rθ −= + ,  (8) 
and 
                              1tan ( / )y xϕ −=   (9) 
represent the polar coordinate of a position in 3D space, 2 2i i ir x y= + and iϕ gives the polar 
coordinate of the i-th element in the array plane. Fig. 4 shows the geometry of the transducer 
array and the image space. 
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Fig. 4. Geometry of the array and imaged region. 
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When it is known that the object is stationary, a single image can be obtained as an 
accumulation of the complex image sequence: 
                                                          ( ) ( )
2
( )p
p
I s= ∑x x .  (10)  
4. Image reconstruction algorithm 
The image reconstruction algorithm [6] involves the use of matched filter banks; it is 
generally composed of the following operations: a beamforming operation by delay and 
sum (D&S) and a matching operation by cross-correlation. The operations are performed in 
the frequency domain. Cross-correlation is performed by FFT, complex multiplications, and 
IFFT [7]. Frequency domain beamforming is computationally efficient [8,9]. Additionally, it 
is advantageous for HW implementation [9]. First, beamforming and cross-correlation in the 
frequency domain are performed by simple multiplications. Consequently, these 
computations can be performed with lesser computational complexity than that in the time 
domain. Second, the implementation of the frequency domain beamformer requires lesser 
hardware resource than that required in the time domain. The frequency domain 
beamformer requires few complex multipliers, while the time domain beamformer requires 
FIR filters by MACs (Multiply and ACcumulation). The time domain beamformer requires 
more HW resources because the FIR filter must contain more taps to achieve high 
throughput. Further, for HW implementation on an FPGA it is difficult to obtain a large 
number of taps with the limited FPGA resources. On the other hand, the frequency domain 
beamformer requires few complex multipliers for high throughput. Thus, the resource 
utilization is lesser than that in the time domain. Consequently, the HW architecture can 
provide high cost performance. Fortunately, the FPGA selected as the target device provides 
many high-performance dedicated multipliers; it is suitable for the HW implementation on 
the FPGA to utilize the multipliers for frequency domain image reconstruction. 
From the above discussion, it is efficient for the HW to perform the operation in the 
frequency domain.  
A schematic diagram of the operation is shown in Fig. 5. The filters compute the cross-
correlations between the outputs of the received beamformer and the reference waveforms. 
Each signal is obtained by performing the D&S operation on the reference and received 
beamformer waveforms.  
We have introduced a paraxial approximation [6] to compute the delays for the D&S 
operation in order to reduce the computational complexity. The procedure of the algorithm 
is as follows:  
i. The reference and received waveforms are transformed by using FFT into those in the 
frequency domain. The components within a given frequency band are processed. 
Consequently, the computational complexity is reduced. Let ( )( )piH f  (i = 0,…, 1TN − ) 
and ( )( )pjR f (j = 0,…, 1RN − ) denote the frequency-domain description of the 
transmitted waveform related to the i-th transmitter and the received waveform related 
to the j-th receiver for a frequency f in the p-th transmission, respectively. 
ii. The reference waveform ( )( ) , ,pHB fθ ϕ  corresponding to the direction ( , )θ ϕ  is 
computed  by  the  D&S  operation using ( )( )piH f  and phase rotations (
, ,2 ij fe θ ϕπ τ− ) that 
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Fig. 5. Schematic representation of image reconstruction algorithm. 
are obtained from the delay for the transmitters, which are stored as filter coefficients. 
Next, the waveforms received by the receivers are transformed by the FFT to the 
frequency domain, and ( )( )pjR f  for each receiver is input to the beamformer 
containing phase rotations ( , ,
2 jj fe θ ϕ
π τ
) of the receivers; subsequently, the received 
beamform ( )( ) , ,pRB fθ ϕ  focused in the direction ( , )θ ϕ  in the frequency domain is 
computed. Each beamform is represented as follows. 
 ( ) , ,1 2( ) ( )
0
, , ( )
T
i
N
j fp p
H i
i
B f H f e θ ϕπ τθ ϕ
− −
=
= ∑   (11) 
 ( ) , ,1 2( ) ( )
0
, , ( )
R
j
N
j fp p
R j
j
B f R f e θ ϕ
π τθ ϕ
−
=
= ∑   (12) 
iii. Cross-correlation is performed using the matched filters, and IFFT is carried out for 
( )( ) , ,pRB fθ ϕ  and ( )( ) , ,pHB fθ ϕ . First, the matched filters perform the operation, 
which is expressed as follows.  
 ( ) ( )*( ) ( ) ( )( , , ) , , , ,p p pR Hs f B f B fθ ϕ θ ϕ θ ϕ= ⋅   (13) 
                                            , , , ,
2 2( ) ( ) *( ) ( )j i
j f j fp p
j i
j i
R f e H f eθ ϕ θ ϕ
π τ π τ= ⋅∑ ∑   (14) 
This operation is referred to as complex multiplication; ( )( , , )ps fθ ϕ  denotes the output 
result from the matched filter to form a beamform in the direction ( , )θ ϕ  for the p-th 
ultrasound transmission and reception cycle.  
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iv. The IFFT of ( )( , , )ps fθ ϕ  is performed and the cross-correlation is completed. 
Consequently, complex voxel series is reconstructed in the direction ( , )θ ϕ . The data 
samples output from the HW is 2048 [samples/line] × 2 (real/imaginary). The series is 
in the time domain, and it is scaled to the spatial domain.  
 { }( ) ( )1( , , ) ( , , )p ps t s fθ ϕ θ ϕ−= ℑ   (15) 
v. The abovementioned sequence of operations is repeated for all the directions 
( 64 64)N Nθ ϕ× = ×  in the reconstruction space. 
vi. Finally, the output voxels form a 3D image. The abovementioned operation is repeated 
for every shot of ultrasound.  
5. Computational complexity for the algorithm 
We estimate the computational complexity of the algorithm on the basis of the parameters 
shown in Table 1. The obtained result is shown in Fig. 6. Here, “op” is a unit of 
computational complexity that denotes the number of multiplications or additions. As 
shown in Fig. 6, the D&S operation accounts for approximately 80% of the overall operation. 
This is because this operation involves complex multiplication, as shown in equations (11) 
and (12); the operation must be performed  for all the directions in the imaging space. 
Therefore, the parallel implementation of the D&S operation should be effective for high-
speed operation. 
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Table 1. Parameters for estimating the number of operations. 
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Fig. 6. Classification of operations. 
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Fig. 7. Operational system. 
6. Processing system 
An outline of the processing system is described in this section. A schematic diagram of the 
system is shown in Fig. 7. The system consists of a host PC, the FPGA, an external RAM, 
ADCs, I/O boards, and a 2D transducer array. The function of each unit is as follows.  
Host PC 
Preprocessing and postprocessing operations are performed. In the former, the parameters 
required for the operation—reference waveforms and delay data—are determined. 
Subsequently, the obtained data are transferred to the FPGA board. In postprocessing, the 
host PC accepts the output of the FPGA and forms a 3D image, which is then displayed. The 
processing is repeated for every output of the FPGA. 
FPGA 
The use of FPGAs enables us to reconfigure the HW architecture when the specifications of 
the imaging system change. The FPGA consists of an embedded processor and user-defined 
logic (USER LOGIC). MicroBlaze (soft-core processor) is used as the embedded processor 
[10], and it performs I/F control of the PCI, fast simplex link (FSL) [10], and on-chip 
peripheral bus (OPB) [10]. In addition, it controls the data transfer between the host PC and 
USER LOGIC and between the external RAM and USER LOGIC. The delay data are stored 
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in the internal RAM of the FPGA since the data size is a few hundred kilobytes. USER 
LOGIC is a dedicated operational unit that performs the D&S operation and cross-
correlation. After USER LOGIC accepts the reference and delay data through the embedded 
processor, it performs the D&S operation and cross-correlation by using the echo data 
obtained from the I/O board. Further, the operated results are output to the host PC 
through the PCI. 
External RAM 
The reference waveforms for ultrasound transmissions are stored in the external RAM 
because the total size of the data for the operation is a few megabytes. 
ADC (A/D Converter) 
The echo data observed by the 2D transducer array are converted to 16 [bit/sample] digital 
data. 
I/O Board 
It temporarily stores the echo data obtained from the ADC. When USER LOGIC requests 
echo data for starting an operation, the I/O board transfers the required data. 
2D Transducer Array 
The 2D transducer array comprises 32 transmitters and 32 receivers.  
7. HW design 
The functional block diagram of USER LOGIC shown in Fig. 8 is developed in a manner 
similar to that shown in Fig. 9. H-data, T-data, and R-data in Fig. 9 denote the reference 
waveform data in the frequency domain, echo data in the frequency domain, and delay 
corresponding to each transmitter and receiver needed to perform D&S operation, 
respectively. The functions of the components included in USER LOGIC are as follows:  
FFT 
The echo data are transformed into the frequency domain. 
H-data and T-data Look-up Table (LUT) 
The H-data LUT contains H-data for one-shot image reconstruction [11], while the T-data 
LUT contains the T-data corresponding to the distance between the focuses in the image 
reconstruction space and the devices in the 2D transducer array. 
D&S Beamformer 
The D&S operation is performed with the H- and R-data for each channel. The T-data are 
read from the T-data LUT and the phase rotations are computed. Subsequently, the product 
of the phase rotation element and the waveform data is computed, and the products are 
then summed. Finally, the outputs of the reference and the received beamforms are 
generated.   
Matching Operator 
( )( , , )ps fθ ϕ  is obtained as the product of the outputs of the reference and the received 
beamform; this product is considered as a matching operation. 
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Fig. 8. Functional block diagram for HW design. 
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Fig. 9. Architecture mapping based on functional blocks. 
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IFFT 
IFFT is performed for ( )( , , )ps fθ ϕ  to complete the cross-correlation, and the complex voxel 
data ( )( , , )ps tθ ϕ  are output. 
Architecture mapping is presented in Fig. 9 for the HW design; the mapping is based on 
functional block diagram shown in Fig. 8. TT- and TR-data denote the delay corresponding to 
each transmitter and receiver, respectively. In addition, the figure includes the above 
equations to associate with the operational flow in the HW. We describe the function of each 
HW unit in detail. 
The FFT and IFFT operators are realized by using Xilinx IP (Architecture type is Radix-2, 
pipelined, streaming I/O); the operations are performed for every one-channel data series 
and R-data (received data series in the frequency domain) are output as complex numbers. 
The phase rotation unit (Fig. 10) [11] performs phase rotation using the T-data. The frequency f 
and delay τ are treated as discrete data. When the D&S operation begins, T-data from the RAM 
are input into the unit and an enable signal is asserted. This signal drives a counter that counts 
the number of frequencies. Sampled fk and τ l are input to the multiplier, and phase data fk ⋅τ l 
are output. The effective phase rotation angles are determined by the fractions of the phase 
data fk ⋅τ l. Thus, fractional bits are used as effective data. The bits are then input to the sin/cos 
table ROM (Xilinx IP) to generate phase rotation. The table ROM outputs the sin and cos data 
corresponding to the ROM address; finally, the unit generates phase rotations. 
CMP (Fig. 11) [11] and CAD (Fig. 12) [11] are the 18-bit multiplier and adder for the complex 
data, respectively. The units are composed of four multipliers and two adders; embedded 
multipliers are utilized to generate the multipliers. The CMPs in the D&S beamformer 
obtain the product of the waveform data and the phase rotation element. In fact, the CMP 
performs phase adjustment of the waveform data and the CMP used in the matching 
operator is utilized for the matching operation between the H-beam and the R-beam data in 
the frequency domain cross-correlation.  
ACC (Fig. 13) [11] is the accumulator used to operate the beam data; it comprises an adder, 
two registers, a DMUX, and dual port RAM (Xilinx IP). The unit simultaneously performs 
addition and data write/read from the RAM for every clock cycle with a sample data output 
from the CMP in the D&S beamformer. The ACC repeats the operation for all the channel 
waveform data output from the CMP for the D&S operation and accumulates the results. 
Further, each beam data series is output by the switching of the DMUX when accumulation 
for all the channels is completed. 
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Fig. 10. Phase rotation unit.    
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Fig. 13. Accumulator (ACC). 
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The architecture based on Fig. 6 corresponds to the use of the minimum number of functional 
units. In fact, the optimization placing multioperational units is not applied for the architecture 
to realize an efficient parallel operation. Here, we consider where the parallel operation is 
possible. Consequently, the parallel operation of the D&S operation is possible for optimization 
because the complex multiplication and accumulation can be performed for the waveform 
data of every channel. Fig. 14 shows refined architecture of the system shown in Fig. 9. The 
MicroBlaze MPU transfers the one-shot H-data series to the internal RAM whenever the HW 
completes a one-shot operation. The HW architecture is designed and simulated by using the 
design tools mentioned below. Further, VHDL is utilized for the HW design. 
• Xilinx-ISE9.1i 
• MathWorks—MATLAB/Simulink 2006a 
• Xilinx—System Generator for DSP 9.1 
• Mentor Graphics—ModelSimXEⅢ 6.0a 
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Fig. 14. Schematic diagram of HW. 
8. Two operational modes 
The HW operates in the following two modes. 
External Mode 
The HW begins the operation in this mode. A schematic diagram of this mode is shown in 
Fig. 15. The operation is performed in this mode when the echo data that are transferred 
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from the I/O board are accepted by the FFT operator. This operator processes every 2048-
point data (one-channel data length in the time domain), and the output is 512-point data in 
the frequency domain. RAM_Es are utilized when the HW operates in this mode only; the 
RAMs keep T-data (data size is 1 [line] × 32 [ch] words) to perform image reconstruction in 
a direction. The H-data is read from the RAM following the operational output of the FFT 
operator; the D&S operation and cross-correlation are performed.  
The abovementioned operations are performed for every single channel’s waveform data. If 
the operation in a particular direction is completed, then the operational mode is switched 
to the internal mode. 
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I/O Board
RAM
RAM
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RAM
RAM
RAM
FPGA
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to CMP
RAM_E
R-data
T-data
 
Fig. 15. Schematic diagram for the HW operation in external Mode. 
Internal Mode 
In the internal mode (Fig. 16), four-channel R- and H-data series are simultaneously read 
from each RAM; these data are performed in parallel. To perform the operation in parallel, 
all the functional units, except the front FFT operator and RAM_Es, become active and 
drive. A schematic diagram of this mode is shown in Fig. 12. The CADs are utilized to sum 
the waveform data output from the eight CMPs in the D&S beamformer; the summed data 
series is sent to the ACC as a partial beamform generated by delayed wave data from four 
channels. The operation of this mode is repeated for all the remaining directions ((64 × 64) – 
1 [line]) in the image reconstruction space. When the HW is in this mode, the front FFT 
operator is in the inactive mode because the data acquisition is completed. However, if the 
operation in this mode is completed, MicroBlaze transfers the H-data from the external 
RAM to the internal RAM for the next shot operation. After that, the HW restarts the 
operation in the external mode. 
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Fig. 16. Schematic diagram for the HW operation in internal mode 
The state diagram for the operational flow in the HW is shown in Fig. 17. The HW performs 
the operation following this state transition and as the state transition is repeated. 
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Fig. 17. State diagram for operational flow in the HW. 
9. Synthesis result and performance evaluation 
We synthesize the HW operation to implement it on an FPGA, and the scale and 
performance of the HW are evaluated. The target device is XCVFX100 of the Virtex-4 family. 
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Table 2 lists the device utilization summary for the resources required to implement the HW 
on the FPGA. Memory resources (FIFO16/RAMB16) are utilized more in comparison to 
other resources because a number of data with 64 × 64 [line] × 2 × 32 [ch] = 218 words are 
required as the T-data for the D&S operation. Further, a number of data with 512 [word/ch] 
× 32 [ch] × 2 (real/imaginary part) = 215 words are required to store the H- and R-data. 
DSP48s are utilized to construct FFT operators and CMPs; 60 DSP48s are utilized for FFT 
and IFFT operators; and 36 DSPs are utilized for CMPs.  
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Table 2. Device utilization summary for the HW on the FPGA. 
With regard to the performance of the HW, the maximum frequency is approximately 
137[MHz] (cycle time m 7.3 [ns]).  
Next, we evaluate the latency to reconstruct a 3D image. For this, we obtain the number of 
the operational clock cycles required for a 3D image; the latency is obtained from the 
number of clock cycles and the maximum frequency. Consequently, the latency for 3D 
images with a resolution of 64 × 64 × 256 voxels is approximately 170 [ms/frame], and the 
throughput is approximately 5.9 [frame/s]. When this result is compared with the latency of 
SW processing (approximately 40 [sec/frame]), the processing speed of HW is 
approximately 236 times faster than that of SW.  
10. Critical path analysis and improvement 
Next, we search critical (longest) path and then improve the path by modifying the 
architecture to the designed HW to raise clock frequency and processing performance. First, 
the HW is divided into some rough functional units. Then we search each path delay by 
synthesizing every the divided units. Consequently, there is the critical path on D&S 
beamformers from the synthesis report. 
We search the path in detail again, we specify that the critical path exists on sin/cos table in 
phase rotation unit (Fig. 19).  There is the path delay between input port for multiplier and 
output for sin/cos table. 
So, we modify the implementation type of the table. As the table was implemented utilizing 
FPGA logic blocks in previous architecture, we change the implementation type utilizing 
Block RAM which is memory resources in FPGA (Fig. 20). Because FPGA logic block is 
treated as a combinational block, output signals from the table must be generated passing 
through plural stage’s the logic block passes. Thus, the pass delay becomes longer in 
proportion to the stages. On the other hand, a table utilizing Block RAM generates by 
memory access only. Consequently, the pass delay becomes shorter than case of FPGA logic 
type, the critical path of the HW can be improved. 
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Fig. 18. Path delay for each units. 
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Fig. 19. Critical path in Phase rotation unit. 
Subsequently, the next critical path exists on Dual port RAM in ACC of left hand in Fig. 21. In 
the same way, we modify the implementation type. The Dual port RAM was implanted by 
Block RAM. As alternative architecture, we implement the ACC utilizing shift register 
containing enable signal because ACC performs the operation by directly utilizing input data 
while abovementioned phase rotation unit’s operation indirectly is performed by table access.  
Subsequently, some registers are inserted between CMP in cross-correlation and IFFT core, 
critical path on the data path is improved. 
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Fig. 20. Modifying sin/cos table based on FPGA structure. 
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Fig. 21. Modification of architecture based on FPGA resources for ACC. 
11. Synthesis result and performance evaluation after architecture 
improvement 
Next, we synthesize the modified HW. Synthesis results are shown into TABLE 3. 
Consequently, FPGA logic blocks (Slices and Slice Flip Flops) are utilized in great quantities, 
HW scale became larger. Because architecture of ACC is improved from Dual port RAM to 
FPGA logic blocks, a large amount of the logic blocks are comsumed. 
Next, we evaluate performance after architecture improvement. Performance comparison is 
shown in Fig. 22. 
Consequently, the maximum frequency is approximately 200 [MHz] (path delay m 5[ns]), 
the path delay is approximately 32% shorter than previous version. In performance 
(processing speed) evaluation, the latency is approximately 116 [ms/frame], and the 
throughput is approximately 8.6 [frame/s].    
The modified HW processing is approximately 1.5 times faster than the previous HW, and 
the processing speed is approximately 350 times faster than above the SW processing. 
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Table 3. Device utilization summary for the HW after architecture improvement  
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Fig. 22. Performance comparison. 
12. Conclusion 
In this study, we examined HW implementation on FPGA to realize efficient high-speed 
computation and lower cost with 3D ultrasound imaging. 
 Image reconstruction is performed in frequency domain to reduce computational 
complexity of cross-correlation, designed HW contains tens of complex multipliers and 
FFT/IFFT units. Also we implemented some operational pipelines to realize parallel D&S 
which includes the most computational complexity in the operation.  By performing the 
operation in frequency domain, the HW can be obtain high parallelism for HW 
implementation on FPGA including limited resources. 
Moreover the HW drives switching two operational modes according to action of the 
imaging system to allow efficient operation.  
Consequently, the HW’s processing speed is approximately 240 times faster than the SW 
processing. Also, we tried critical path analysis and improvement of the HW, the 
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architecture modification based on FPGA resources was tried. Consequently. The modified 
HW’s processing speed was approximately 1.5 times faster than previous version and 350 
times faster than SW processing, respectively.  
From the results in this study, we showed an effectiveness  to design higher performance 
HW for FPGA utilizing  cleverly its structure.  
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